


Fig. E11.3 - Organizzazione del computer secondo il modello di Von Neumann.



CPU

MEMORIA

IN

OUT


CPU


MEMORIA

IN

OUT

BUS DI
CONTROLLO









Fig. E11.8 - Chip di memoria ROM.








Fig. E11.10 - Memoria EPROM.






Fig. EI1.13 - Schema a blocchi di una RAM statica.





Fig.E11.14 - Schema di collegamento di un dispositivo I/O parallelo.






Fig. E11.16 - Segnale di trasmissione seriale del dato 10010101.

